

DESIGN AND IMPLEMENTATION OF 11T SRAM CELLS FOR HALF SELECT ISSUES IN WRITE AND READ OPERATION

Shilpa B Darveshshilpadarvesh@yahoo.com

Assistant professor

MVSR ENGINEERING COLLEGE, Nadergul, Saroornagar Mandal, Ranga Reddy District, Hyderabad, Telangana 501510

Abstract—two separate topologies of 11 T SRAM cells with completely select-free robust activity for bit-interlinking implementation are described in this article. The proposed 11T-1 and 11T-2 cells eliminate reading disturbance and type half-select disturbance successfully and improve the write ability by using power-cutting and writing "alternative" to 1 techniques alone, too. The 11T-1 and 11T-2 cells achieve a 1.83x and 1.7x higher write range, while both achieve a read range of around 2x higher than 6 T cells (at VDD=0.9V). The new 11T-1 cell also shows a Writing Margin (WM) 13.6 percent higher mean than the current 11 T cell. Both the proposed cells delete floating node constraints in previous power cut-off cells during half-select writing. Simulation by Monte-Carlo confirms low voltage operation without additional peripheral support circuits. We also present the comparative analysis of the reliability of Bias Temperature Instability (BTI) that impacts SRAM performance in a 32 nm predictive CMOS gate. The Read Static Noise Margin (RSNM) through all cells under static stress. However, 11T-1 and 11T-2 cells boost RSNM by 2.7% and 3.3% under 10/90 relaxed tension. In addition, the proposed 11T-1 (11T-2) improve the WM by 7.2% (13.2%), reduce write power by 28.0% (20.4%) and power dissipation by 85.7% (86.9%); and decline the write delay by 38.1% (23.3%) without impacting read delay / power over 108 seconds (approximately 3 years). The 11T-1 (11T-2) cell displays 4.8% higher surface area (2% less) than the previous 11 T cell. Thus, the proposing 11 T cells are a good choice for a reliable nano-scale SRAM design in between process variations and semiconductor aging efficiency and can also be used for multi-cell (MCU) immunity in the interleaving architecture.

Index Terms— Static Random Access Memory (SRAM), Bit Interleaving, Static Noise Margin, Write Margin, Bias Temperature Instability (BTI), Column Half Select (CHS), Multi Cell Upset (MCU).

INTRODUCTION

WITH the expansion in the interest of low force gadgets like remote sensor systems, implantable biomedical gadgets and other battery worked convenient gadgets, power dissemination has become a key plan limitation. Static Random Access Memory (SRAM) is the significant supporter of the force dissemination, as they involve critical bit of Systems-on Chip (SoCs), and there. segment will become further later on [1]. In addition, with the approach of ultra-scaled innovations, the spillage turns into a genuine danger. The force utilization will increment as spillage rises exponentially with decrease in edge voltage (V_{th}) and entryway oxide thickness [2]. It is, in this way, important to limit the force related with SRAM so as to have a force proficient structure. Diminishing the flexibly voltage is a straight forward approach to accomplish power productivity on the grounds that the dynamic and spillage power decrease quadratic partner and exponentially individually with gracefully voltage [3]. Be that as it may, at lower flexibly voltages, process variety seriously debases the presentation of SRAM cell [4]. Thus, Read/Write disappointment likelihood is altogether expanded in the traditional 6T SRAM because of the trouble in keeping up the gadget quality proportion in sub edge area [5]. Scientists have proposed numerous arrangements of SRAM cells [6]-[13] to beat Read disappointment by utilizing a different read cushion. These cells improve the read static clamor edge (RSNM) by decoupling the read/compose way yet at the same time experience the ill effects of poor compose edge (WM) in the sub edge district. Likewise, different compose help procedures have been portrayed in the writing to build the compose edge of the SRAM cell [14]-[20].

The first proposed cell (named as 11T1) utilizes flexibly cut-off and compose '0' in particular while the second proposed cell (named as 11T-2) utilizes ground-cut-off and compose '1' just strategy for compose capacity improvement. The force cut-off in proposed cells doesn't prompt coasting of information stockpiling hubs in any of the HS cell as opposed to the current 11T [17]. Unwavering quality is probably the greatest test for planning SRAMs in profound submicron innovations. Scaling beneath 32nm hub prompts dependability concern described by dynamic debasement of gadgets because of maturing. Inclination temperature unsteadiness (BTI) is one of the significant dependability issue experienced by gadgets because of forceful scaling. Negative predisposition temperature unsteadiness (NBTI), watched basically in PMOS has been the

greatest worry of unwavering quality throughout the years however with the presentation of high-k metal door and its reliance on charge catching spots the positive inclination temperature insecurity (PBTI) as the significant dependability issue in NMOS gadgets [23]. NBTI and PBTI increment the limit of the transistor with stress time and thusly, corrupt the exhibition of the circuit. It is, in this manner, vital to dissect the effect of NBTI and PBTI on various SRAM execution measurements. The proposed cells, in this work, have likewise been broke down for BTI unwavering quality to see the adjustment in execution measurements, for example, Read SNM, Write-Margin, Read/Write delay, Read/Write force and spillage power because of maturing of transistors.

LITERATURE SURVEY

10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage: In this paper, another 10T static irregular access memory cell having single finished decoupled read-bit line (RBL) with a 4T read port for low force activity and spillage decrease. The RBL is pre charged at a large portion of the cell's gracefully voltage, and is permitted to charge and release as per the put away information bit. An inverter, driven by the integral information hub (QB), interfaces the RBL to the virtual force rails through a transmission door during the read activity. RBL increments toward the VDD level for a read-1, and releases toward the ground level for a read-0. Virtual force rails have a similar estimation of the RBL pre charging level during the compose and the hold mode, and are associated with genuine flexibly levels just during the read activity. Dynamic control of virtual rails generously diminishes the RBL spillage. The proposed 10T cell in a business 65 nm innovation is $2.47\times$ the size of 6T with $\beta = 2$, gives $2.3\times$ read static commotion edge, and diminishes the read power dissemination by half than that of 6T. The estimation of RBL spillage is decreased by multiple significant degrees and (ION/IOFF) is enormously improved contrasted and the 6T BL spillage. The general spillage attributes of 6T and 10T are comparable, and serious execution is accomplished.

Low Leakage Fully Half-Select-Free Robust SRAM Cells with BTI Reliability Analysis: This paper presents two distinct geographies of 11T SRAM cells with completely half without select hearty activity for bit-interleaving usage. The proposed 11T-1 and 11T-2 cells effectively wipe out Read upset and Write half-select upset and furthermore improve the Write-capacity by

utilizing power-cutoff and compose '0'/'1' just procedures. The 11T-1 and 11T-2 cells accomplish 1.83x and 1.7x higher compose yield while both accomplish roughly 2x higher read-yield as contrasted and 6T cell (at VDD=0.9V). The proposed 11T-1 cell additionally shows 13.6% higher mean Write-edge (WM) contrasted and existing 11T cell. Both the proposed cells effectively wipe out gliding hub condition experienced in before power cutoff cells during compose half-select. Monte-Carlo reenactment affirms low-voltage activity with no extra fringe help circuits. We likewise present a similar examination of Bias Temperature Instability (BTI) unwavering quality affecting the SRAM execution in a prescient 32nm high-k metal entryway CMOS innovation. Under static pressure, the Read Static Noise Margin (RSNM) diminishes for all cells.

Ultralow-voltage process-variety open minded Schmitt-Trigger-based SRAM structure:

We examine Schmitt-Trigger (ST)- based differential-detecting static irregular access memory (SRAM) bit cells for ultralow-voltage activity. The ST-based SRAM bit cells address the principal clashing structure necessity of the read versus compose activity of an ordinary 6T bit cell. The ST activity gives better read-soundness just as better compose capacity contrasted with the standard 6T bit cell. The proposed ST bit cells join an implicit criticism component, accomplishing process variety resilience - an unquestionable requirement for future nano scaled innovation hubs. A nitty gritty examination of various piece cells under iso-zone condition shows that the ST-2 piece cell can work at lower flexibly voltages. Estimation results on ten test-chips created in 130-nm CMOS innovation show that the proposed ST-2 piece cell gives 1.6× higher read static clamor edge, 2× higher compose trip-point and 120-mV lower read V min contrasted with the iso-region 6T bit cell.

Varieties open minded 9T SRAM circuit with vigorous and low spillage SLEEP mode:

Design of static irregular access memory (SRAM) circuits is trying because of the debasement of information dependability, debilitating of compose capacity, increment of spillage power utilization, and intensification of procedure boundary varieties with CMOS innovation scaling. An unevenly ground-gated nine-transistor (9T) MTCMOS SRAM circuit is proposed in this paper for furnishing a low-spillage SLEEP mode with information maintenance ability. The worstcase static clamor edge and compose voltage edge are expanded by up to 2.52x and 21.84%, individually, with the hilter kilter 9T SRAM cells when contrasted with ordinary six-

transistor (6T) and eight-transistor (8T) SRAM cells under bite the dust to-bite the dust procedure boundary varieties in a 65nm CMOS innovation. Moreover, the mean estimations of static commotion edge and compose voltage edge are improved by up to 2.58x and 21.78% with the new 9T SRAM cells as contrasted and the traditional 6T and 8T SRAM cells under inside kick the bucket procedure boundary vacillations.

PROPOSED METHOD

A. Proposed 11T-1 Cell

Fig. 1 shows the schematic outline of the proposed 11T-1 SRAM cell. The cell center comprises of cross coupled inverter with the expansion of Power cut-off with drifting evasion help (PCFA). The transistors MP1 and MP3 in PCFA organize inside remove the gracefully voltage to debilitate the draw up way and give dispute free release of the capacity hub to improve the compose capacity.

Though, transistor MP2, driven by line based WL stays away from the gliding 1 circumstance in CHS cells. The compose get to transistors MAL and MAR are constrained by section based WLA and WLB signals. Table-I delineates the status of the control signals in various methods of activity of the proposed cells. During the Write '0' activity, WLA and WL signals are empowered, while WLB and VVSS are incapacitated. The left inverter is totally cut-off from power gracefully and hub Q is effortlessly released through transistors MAL and MR2.

Essentially for compose '1', the WL and WLB are empowered, while WLA is incapacitated. The flexibly is presently cut-off for right inverter and hub QB is released effectively through MAR and MR2 and therefore '1' is composed at hub Q. The read activity is cultivated by empowering WL sign and keeping WLA and WLB both at '0'. The RBL is pre-charged before read activity.




Fig 1 Proposed 11T-1 cell Schematic




Fig 2 Proposed 11T-2 cell Schematics

TABLE1

CONTROL SIGNALS DURING VARIOUS MODES OF OPERATION FOR THE
PROPOSED 11T-1/11T-2 CELL

Control Signal	Operation			
	Hold	Read	Write '0'	Write '1'
WLA	0/1	0/1	1	0
WLB	0/1	0/1	0	1
WL	0/1	1/0	1/0	1/0
RBL	1	Pre	0/1	1
RWL	0	1	0	0
VVSS	1	0	0/1	0/1

The discharge path is activated for RBL via MR1 and MR2 transistors depends on the information stored at QB. Disabled WLA- and WLB-signals allow for the complete isolation from read disturbing paths of storing data nodes (Q and QB). The 'read disturbed' therefore does not affect even the sub-threshold process. In Keep Mode, all control signals are removed, creating a fully independent interconnected inverter without a floating node. The cell stability in keep mode is also similar to 6 T cell. The VVSS message keeps high, reducing voltage stress significantly during standby mode.

B. Proposed 11T-2 Cell

Fig. Fig. 2 displays the planned 11T-2 SRAM cell schematic diagram. It consists of a similar cell center with a floating preventive assist (GCFA), which contains MN1, MN2 and MN3. The MN1 and MN3 transistors in GCFA cut the ground internally during the write operation and provide a high-level node free of charge to boost writing skill. However, transistor MN2, driven by row-based WL, prevents CHS cells from floating to 0' status. The cell uses a single-end sensor with an additional read buffer consisting of MR1 and MR2 transistors. VVSS signal is used in standby mode to prevent unwanted leakage. The MPAL and MPAR written access transistors are powered by WLA and WLB column-based signals. Transistor MPU is controlled and shared in a row by a row-based WL signal.

WLA is enabled during Write '0' operation while WLB and WL signals are disabled. The correct inverter is entirely off from the ground path and the QB node is quickly pulled up through MPAR and MPU transistors without the pull-down MNR transistor. Q is discharged to the ground through MNL and MN1. Using '1' fits the same method regardless of symmetric prose.

C. Write-Half-select Operation of Cells

Half-Select upset is the unsettling influence caused away hub of any of the unselected cells in chose lines or segment during compose activity. HS free activity is important for the SRAM cell to be actualized in BI design, which is utilized to settle multi-bit blunders. In BI procedure, just the slightest bit of a word is put at a specific area as opposed to all the bits of a word together. Hence, in any event, when, information upset happens at various bits locally, it is comparable to single piece blunder in various words, which can without much of a stretch be recouped by regular Error rectification code (ECC). The proposed 11T cells completely wipe out the HS issue and furthermore forestall the skimming hub state of the capacity hubs as clarified here.

1. Half-Select upset is the unsettling influence caused away hub of any of the unselected cells in chose lines or segment during compose activity. HS free activity is important for the SRAM cell to be actualized in BI design, which is utilized to settle multi-bit blunders. In BI procedure, just the slightest bit of a word is put at a specific area as opposed to all the bits of a word together. Hence, in any event, when, information upset happens at various bits locally, it is comparable to single piece blunder in various words, which can without much of a stretch be recouped by regular Error rectification code (ECC). The proposed 11T cells completely wipe out the HS issue and furthermore forestall the skimming hub state of the capacity hubs as clarified here.






Fig 4 Column Half-select cell under write '0' operation in (a) 11T-1 (b) 11T-2 cell

2. 11T-1 cell: For RHS cells, the compose get to transistors in proposed 11T-1 cell are off and cell center is separated from any upsetting way. Fig. 4(a) shows CHS cell under compose '0' activity of 11T-1 cell. The sign WLA is high, though WL and WLB are low. The entrance transistor MR2 is off as WL seems to be '0'. Since MR1 is likewise off for the instance of $Q=1$, compose upset way doesn't exist. In any case, for the instance of $Q=0$, MR1 will be on and Q will be legitimately available to RBL. Still Q won't be upset since RBL is additionally at '0'. In addition, the PMOS switch MP1 is off, which splits the draw up way for left inverter. Notwithstanding, the gliding evasion help switch, MP2 is on as WL is low, which assists with keeping up the draw up way and abstains from drifting of Q. Comparable activity is watched for compose '1' case likewise because of balance of CHS cells in proposed 11T-1. Fig. 5 shows that, skimming $Q=1$ (additionally $QB=1$ under compose '1' activity) in CHS cell of 11T-1 has been totally recouped and no instance of information flip is watched for a run of 5000 MC recreations.
3. 11T-2 cell: Similarly, for RHS cells in proposed 11T-2 cell, MPAL and MPAR both are off and cell center is liberated from any upsetting way. Fig. 4(b) shows CHS cell under compose '0' activity of 11T-2 cell. Since MPU is on just for the chosen columns, CHS cells will be totally disengaged from the compose upset way. As appeared in Fig. 4(b), WLB is '0', which separates the force way by turning MN3 off. On the off chance that QB stores '0', it might coast during compose get to, however skimming evasion switch MN2 assists with keeping up the '0' level of the gliding hub. Comparative activity will occur during compose '1' activity, where '0' of left inverter is kept up through MN2 and MN3. Fig.5 shows that, skimming $QB=0$ (additionally $Q=0$ under compose '1' activity) in CHS cell of 11T-2 has been totally recuperated and no instance of information flip is watched for a run of 5000 MC reenactments.

SIMULATION RESULTS

PROPOSED-11T-1-DESIGN:



PROPOSED-11T-1-POWER


```

* BEGIN NON-GRAPHICAL DATA


Power Results
Total Power from time 0 to 1e-007
Average power consumed -> 2.915871e-003 watts
Max power 7.536684e-003 at time 5.1e-008
Min power 2.372559e-003 at time 7.36215e-008

* END NON-GRAPHICAL DATA
*
* Parsing 0.01 seconds
* Setup 0.01 seconds
* DC operating point 0.00 seconds
* Transient Analysis 0.01 seconds
* Overhead 1.08 seconds
-----
* Total 1.12 seconds
* Simulation completed with 4 Warnings
* End of T-Spice output file
    
```

PROPOSED-11T-1-WAVEFORM



PROPOSED-11T-2-DESIGN



PROPOSED-11T-2-POWER

```

* BEGIN NON-GRAPHICAL DATA

Power Results
Total Power from time 0 to 1e-007
Average power consumed -> 4.658868e-003 watts
Max power 9.974520e-003 at time 1.04899e-008
Min power 2.381886e-009 at time 1e-009

* END NON-GRAPHICAL DATA
*
* Parsing          0.03 seconds
* Setup           0.00 seconds
* DC operating point 0.01 seconds
* Transient Analysis 0.01 seconds
* Overhead        0.73 seconds
*-----*
* Total           0.79 seconds

* Simulation completed with 3 Warnings
* End of T-Spice output file
    
```

PROPOSED-11T-2-WAVEFORM




Table: 2 PARAMETER COMPRESSION TABLE

EXISTING METHOD	Time : 2.75sec	Power : 18.74 e-003watts
PROPOSED METHOD	Time :1.91sec	Power : 17.51e-003watts

CONCLUSION

This study suggested two fully halved stable 11 T SRAM cell topologies appropriate for bit-interlaced design. The 11T-1 and 11T-2 suggested cells remove reading disruption, form half-select disturbance, and improve writing capacity by utilizing power cut-off and sort '0' / '1' only techniques. The cells 11T-1 and 11T-2 displayed larger read and write levels relative to the cells 6T. Both of the proposed cells eradicate successfully the floating node state in previous power cut-off cells during half-select learning. Simulation by Monte-Carlo demonstrates low voltage function without external Write and Read-assist peripherals. In a 32 nm high-metal gate technology CMOS, the impact of BTI on SRAM efficiency was also analyzed. The RSNM is observed to be decreased for all cells under static tension. Ironically, though, 11T-1 and 11T-2 cells strengthened RSNM as a consequence of BTI. In addition , the proposed cells boost WM, reduce write capacity and leakage intensity and raise write delay over time without effect. The study of MC and BTI reveals that the 11 T cells proposed can be an excellent choice for stable nano-scale SRAM in the midst of process variability and resistor aging effect.

REFERENCES

- [1] N. Maroof and B. S. Kong, "10T SRAM Using Half-VDD Precharge and RowWise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 25, no. 4, pp. 1193-1203, April 2017, DOI: 10.1109/TVLSI.2016.2637918.
- [2] C. C. Wang, D. S. Wang, C. H. Liao and S. Y. Chen, "A Leakage Compensation Design for Low Supply Voltage SRAM," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 5, pp. 1761-1769, May 2016, DOI: 10.1109/TVLSI.2015.2484386.
- [3] J. P. Kulkarni and K. Roy, —Ultralow-voltage process-variation-tolerant Schmitt-trigger-based SRAM design,|| *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 2, pp. 319–332, Feb. 2012, DOI: 10.1109/TVLSI.2010.2100834.
- [4] Mr.NurdianiZamhari, Mr. Peter Voon, Miss/Mrs.KuryatiKipli, Mr.Kho Lee Chin, Mr.MaimunHujaHusin, “Comparison of Parallel Prefix Adder (PPA)”,proceedings of the World Congress on Engineering 2012 Vol IIWCE 2012, July 4 - 6, 2012, London, U.K.
- [5] Anas Zainal Abidin, Syed Abdul Mutalid Al Junid, KhairulKhaiziMohdSharif,“A survey on 4 bit Brent kung PPA simulation study usingsilvaco EDA Tools”.
- [6] Avinashshrivastava,ChandrasahSahu, “Performance Analysis of PPA based on FPGA, *International Journal of engineering trends and technology (IJETT)*-volume 21,number 6-march 2015.
- [7] B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm subthreshold SRAM design for ultra-low-voltage operation", *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 680-688, Mar. 2007, DOI: 10.1109/JSSC.2006.891726.
- [8] S. Lin, Y.-B. Kim, F. Lombardi, "A low leakage 9t SRAM cell for ultra-low power operation", *Proc. 18th ACM Great Lakes Symp. VLSI*, pp. 123-126, 2008, DOI: 10.1145/1366110.1366141.
- [9] Z. Liu and V. Kursun, “High read stability and low leakage cache memory cell,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 16, no. 4, pp. 488–492, 2008, DOI: 10.1109/ISCAS.2007.378628.

- [10] I. J. Chang, J.-J. Kim, S. Park, and K. Roy, "A 32 kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," *IEEE Journal of Solid State Circuits*, Vol. 44, No. 2, pp. 650–658, 2009, DOI: 10.1109/JSSC.2008.2011972.
- [11] M.H. Tu, J.Y. Lin, M.C. Tsai, Shyh-JyeJou and Ching-Te Chuang "Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist" *IEEE Trans. on circuits and systems-I: Regular Papers*, vol. 57, no. 12, Dec. 2010, DOI: 10.1109/TCSI.2010.2071690.
- [12] M.H. Chang, Y. T. Chiu and W. Hwang., "Design and Iso-Area Vmin Analysis of 9T Subthreshold SRAM with Bit-Interleaving Scheme in 65-nm CMOS", *IEEE Trans. on Circuits and Systems-II: Expr. Briefs*, vol. 59, no. 7, pp.429-433, Jul. 2012, DOI: 10.1109/TCSII.2012.2198984.
- [13] R. Saeidi, M. Sharifkhani and K. Hajsadeghi, "A Subthreshold Symmetric SRAM Cell With High Read Stability", *IEEE Transactions on Circuits And Systems-II: Express Briefs*, Vol. 61, No. 1, pp.26-30, 2014, DOI: 10.1109/TCSII.2013.2291064.
- [14] N. C. Lien, L. W. Chu, C. H. Chen, H. I. Yang, M. H. Tu, P. S. Kan, Y. H. Hu, C. T. Chuang, S.J. Jou and W. Hwang, "A 40 nm 512 kb Cross-Point 8 T Pipeline SRAM With Binary Word-Line Boosting Control, Ripple Bit-Line and Adaptive Data-Aware Write-Assist," in *IEEE Trans. on Circuits and Systems I: Regular Papers*, vol. 61, no. 12, pp. 3416-3425, Dec. 2014, DOI: 10.1109/TCSI.2014.2336531.
- [15] H. Fujiwara, Y. H. Chen, C. Y. Lin, W. C. Wu, D. Sun, S. R. Wu, H. J. Liao and J. Chang, "A 64-Kb 0.37V 28nm 10TSRAM with mixed-Vth read-port and boosted WL scheme for IoT applications" *IEEE Asian Solid-State Circuits Conference (A-SSCC)*, Toyama, 2016, pp. 185-188, DOI: 10.1109/ASSCC.2016.7844166.
- [16] Y. H. Chen, W. M. Chan, W. C. Wu, H. J. Liao, K. H. Pan, J. J. Liaw, T. H. Chung, Q. Li, G. H. Chang, C. Y. Lin, M. C. Chiang, S. Y. Wu, S. Natarajan and J. Chang, "A 16nm 128Mb SRAM in high-k metal-gate FinFET technology with writeassist circuitry for low-VMIN applications," in *IEEE Int. SolidState Circuits Conf.*, Feb. 2014, pp. 238–239 DOI: 10.1109/ISSCC.2014.6757416.

- [17] Y. W. Chiu, Y. H. Hu, M. H. Tu, J. K. Zhao, S. J. Jou and C. T. Chuang, "A 40 nm 0.32 V 3.5 MHz 11T single-ended bitinterleaving subthreshold SRAM with data-aware write-assist," International Symposium on Low Power Electronics and Design (ISLPED), Beijing, 2013, pp. 51-56, DOI: 10.1109/ISLPED.2013.6629266.
- [18] Y. W. Chiu, Y. H. Hu, M. H. Tu, J. K. Zhao, Y. H. Chu, S. J. Jou and C. T. Chuang, "40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist", IEEE Trans. on Circuits and Systems-I: regular papers, vol. 61, no. 9, pp.2578- 2585, Sept. 2014, DOI: 10.1109/TCSI.2014.2332267.
- [19] A. J. Bhavnagarwala, S. Kosonocky, C. Radens, Y. Chan, K. Stawiasz, U. Srinivasan, S. P. Kowalczyk and M. M. Ziegler "A sub-600-mv, fluctuation tolerant 65- nm cmosram array with dynamic cell biasing," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 946–955, Apr. 2008., DOI: 10.1109/JSSC.2008.917506.
- [20] S. Ahmad, M. K. Gupta, N. Alam and M. Hasan, "Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 8, pp. 2634-2642, Aug. 2016, DOI: 10.1109/TVLSI.2016.2520490.
- [21] I. Chatterjee, B. Narasimham, N. N. Mahatme, B. L. Bhuva, R. A. Reed, R. D. Schrimpf, J. K. Wang, N. Vedula, B. Bartz and C. Monzel, "Impact of Technology Scaling on SRAM Soft Error Rates," in IEEE Transactions on Nuclear Science, vol. 61, no. 6, pp. 3512-3518, Dec. 2014, DOI: 10.1109/TNS.2014.2365546.
- [22] T. W. Oh, H. Jeong, K. Kang, J. Park, Y. Yang and S. O. Jung, "Power-Gated 9T SRAM Cell for Low-Energy Operation," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 3, pp. 1183-1187, Mar. 2017, DOI: 10.1109/TVLSI.2016.2623601.
- [23] X. Garros, L. Brunet, M. Rafik, J. Coignus, G. Reibold, E. Vincent, A. Bravaix and F. Boulanger, "PBTI mechanisms in La containing Hf-based oxides assessed by very Fast IV measurements", Proc. Int. Electron Device Meeting, pp. 4.6.1- 4.6.4, Dec. 2010. DOI: 10.1109/IEDM.2010.5703297.
- [24] Available: <http://ptm.asu.edu/>

[25] S. Mukhopadhyay, N. Goel and S. Mahapatra, "A Comparative Study of NBTI and PBTI Using Different Experimental Techniques," in IEEE Transactions on Electron Devices, vol. 63, no. 10, pp. 4038-4045, Oct. 2016, DOI: 10.1109/TED.2016.2599854.

[26] K. Roy, K. Kang, H. Kufluoglu, M. A. Alam "Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis," IEEE Trans. on ComputerAided Design of Integrated Circuits and Systems vol. 26, no. 10, Oct. 2007, pp. 1770–1781, DOI: 10.1109/TCAD.2007.896317.

[27] D. Rossi, V. Tenentes, S. Yang, S. Khursheed and B. M. AlHashimi, "Aging Benefits in Nanometer CMOS Designs," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, no. 3, pp. 324-328, March 2017, DOI: 10.1109/TCSII.2016.2561206.